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ARTICLE OPEN
Reversible hysteresis inversion in MoS2 ﬁeld effect transistors
Naveen Kaushik1, David M. A. Mackenzie 2, Kartikey Thakar1, Natasha Goyal1, Bablu Mukherjee 1, Peter Boggild2,
Dirch Hjorth Petersen2 and Saurabh Lodha1
The origin of threshold voltage instability with gate voltage in MoS2 transistors is poorly understood but critical for device reliability
and performance. Reversibility of the temperature dependence of hysteresis and its inversion with temperature in MoS2 transistors
has not been demonstrated. In this work, we delineate two independent mechanisms responsible for thermally assisted hysteresis
inversion in gate transfer characteristics of contact resistance-independent multilayer MoS2 transistors. Variable temperature
hysteresis measurements were performed on gated four-terminal van der Pauw and two-terminal devices of MoS2 on SiO2.
Additional hysteresis measurements on suspended (~100 nm air gap between MoS2 and SiO2) transistors and under different
ambient conditions (vacuum/nitrogen) were used to further isolate the mechanisms. Clockwise hysteresis at room temperature
(300 K) that decreases with increasing temperature is shown to result from intrinsic defects/traps in MoS2. At higher temperatures a
second, independent mechanism of charge trapping and de-trapping between the oxide and p+ Si gate leads to hysteresis collapse
at ~350 K and anti-clockwise hysteresis (inversion) for temperatures >350 K. The intrinsic-oxide trap model has been corroborated
through device simulations. Further, pulsed current–voltage (I–V) measurements were carried out to extract the trap time constants
at different temperatures. Non-volatile memory and temperature sensor applications exploiting temperature dependent hysteresis
inversion and its reversibility in MoS2 transistors have also been demonstrated.
npj 2D Materials and Applications  (2017) 1:34 ; doi:10.1038/s41699-017-0038-y
INTRODUCTION
Among two-dimensional materials, graphene1,2 was the ﬁrst to be
isolated and studied with respect to electronic applications. Due
to lack of an energy bandgap in graphene, other 2D materials
such as layered transition metal dichalcogenides (TMDs) compris-
ing a wide selection of materials with different bandstructures,
and therefore different electrical and optical properties, have
garnered signiﬁcant attention.3–5 Molybdenum disulﬁde (MoS2)
has emerged as a prospective candidate for transistor applica-
tions. The presence of a direct bandgap (~1.8 eV) in monolayer
form and an indirect bandgap (~1.2 eV) in multilayer MoS2 makes
it a promising channel material for ﬁeld effect transistors (FETs).6
High ION/IOFF ratio (>10
6), low sub-threshold swing, absence of
dangling bonds, negligible OFF current and high effective mass
(to reduce short channel effects) are some of the key advantages
reported for MoS2 transistors in various studies.
7–9 Other than
logic applications, MoS2 is also being actively researched for use in
display technology, optoelectronics, memories and energy
harvesting.10
Reliability and performance of MoS2 transistor devices used in
these various applications are highly dependent on the measure
of threshold voltage instability with changing gate voltage (VGS)
sweep directions.11–14 The occurrence of hysteresis screens out
intrinsic properties of MoS2 and limits its potential in realizing
expected device performance.15 Comparison of previous reports
on hysteresis in MoS2 devices with this work is listed in Table 1.
Hysteresis observed in previous studies16–18 has been attributed
to several possibilities such as adsorption of water molecules,18–21
oxide traps close to MoS2,
22 oxide–MoS2 interface traps
23,24 and
gate voltage stress effects.25 A lack of uniformity in the hysteresis
data and consensus on its origin among the reports listed in Table
1 results, at least partly, from differences in measurement
conditions as well as device architecture. Impact of temperature,
temperature-dependent contact resistance, ambient conditions,
sweep rate, ON pulse width (drain/gate) and presence of interface
and oxide traps through dielectric proximity to MoS2 (suspended
vs. supported devices) are critical to the understanding of
hysteresis in MoS2 devices. As can be seen in Table 1, some of
these aspects have not been looked at in detail in previous
reports. Further, reversibility of hysteresis inversion (clockwise to
anti-clockwise) with temperature in MoS2 transistors has not yet
been demonstrated.
This work reports a comprehensive study that isolates and
identiﬁes the contributions of two different and independent
mechanisms to hysteresis in multilayer MoS2 FETs. We demon-
strate, for the ﬁrst time, temperature dependent reversible
hysteresis inversion (from clockwise (CW) at 300 K to anti-
clockwise (ACW) for >350 K) in four-terminal contact resistance-
independent, MoS2 van der Pauw (vdP) devices. VdP correction
allows to compensate for the errors that might occur in hysteresis
analysis due to arbitrarily shaped MoS2 ﬂakes.
26,27 Effect of contact
resistance on hysteresis was also studied by comparing two-
terminal and four-terminal gated devices (Fig. S6 in Supplemen-
tary Information). Almost similar magnitude of hysteresis, in both
two and four-terminal MoS2 devices indicates that the contact
resistance has negligible impact on hysteresis. Further, similar
evolution of hysteresis with temperature in two and four-terminal
MoS2 devices indicates that the contact resistance does not
change signiﬁcantly with temperature. Thermally assisted
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hysteresis inversion requires hysteresis crossover at a critical
temperature that is shown to vary with the maximum applied gate
voltage. Measurements were carried out at different temperatures,
ambient conditions as well as in both supported and suspended
transistor conﬁgurations to examine the effect of traps and
adsorbates on hysteresis in the MoS2 FETs. Analysis of the
hysteresis data reveals that two different mechanisms are at play,
one involving intrinsic defects/traps native to MoS2 (i.e. atomic
interlayer and intralayer point defects—for e.g. molybdenum and/
or sulfur vacancies28) at room temperature, and the second due to
extrinsic charge exchange between SiO2 and p
+ Si gate at higher
temperatures (>350 K).29 Trap time constants at different tem-
peratures were extracted using pulsed I–V measurements. More-
over, trap densities in MoS2 and the gate oxide were extracted
from the experimental data and used in simulations to reproduce
the experimental inversion of hysteresis, thereby validating the
intrinsic-oxide trap model.
Although hysteresis is usually seen as an obstacle for device
applications, a recent work has shown that hysteresis can be
exploited for thermally assisted non-volatile memory applica-
tions.29 The requirement of high temperature (495 K)29 to perform
read and write operations is still a roadblock for the realization of
fully functional heat-assisted memories. By exploiting hysteresis
and its inversion, we have demonstrated thermally assisted
programmable non-volatile memory at a much lower temperature
(375 K) than previously reported.29 Further, the variation in
difference of forward (FS) and reverse sweep (RS) conductances
over a wide temperature range of 100 K, as well as the reversibility
of the hysteresis, can be harnessed for temperature sensing
applications.
RESULTS AND DISCUSSION
A schematic of back-gated MoS2 vdP devices used in this work is
shown in Fig. 1a. MoS2 sheets were mechanically exfoliated
1,5,6
from MoS2 crystal using adhesive tape on a heavily doped p-type
silicon substrate with a 280 nm SiO2 layer. MoS2 ﬂakes were then
identiﬁed using an optical microscope. Further, the thickness and
the number of layers were conﬁrmed using Atomic Force
Microscopy (AFM) and Raman spectroscopy. Figure 1b shows an
AFM line scan across the MoS2 ﬂake, with the AFM image as inset.
This was followed by patterning of source/drain contacts using
electron beam lithography and metal deposition. Optical micro-
graph of a typical MoS2 vdP device is shown in Fig. 1c. Contact
resistance and its temperature dependence30 can affect the
magnitude of the hysteresis data as well as its evolution with
temperature. At the same time it can screen out contributions to
hysteresis from other mechanisms. Therefore, devices were
fabricated in vdP conﬁguration to eliminate the contact resistance
using four-terminal measurements.31–33 Fig. 1d shows the
measurement schematics of the vdP MoS2 device in A and C
conﬁgurations. In A (C) conﬁguration, current (I+ = I− = I) is passed
between terminals 1 and 2 (2 and 4) by applying a ﬁxed set
voltage of 1 V. The resulting potential drop (V+ − V−) is measured
between terminals 3 and 4 (1 and 3). More details on van der
Pauw measurements are given in Supplementary Information S1.
Sheet conductance σS ¼ ρ1S
 
was calculated using vdP equation,
e
πRAρS þ eπ
RC
ρS ¼ 1, where RA and RC are the resistances measured
in conﬁgurations A and C, respectively26 (shown in Fig. 1d).
Figure 2 shows transfer characteristics (σS−VGS) of a supported
(on SiO2) multilayer MoS2 vdP device at different temperatures.
These measurements were done in nitrogen ambient. From the
transfer characteristics, we estimate a ﬁeld effect mobility (μFE) of
~16–80 cm2/Vs using μFE =
∂σS
∂VGS ´
1
Coxð Þ, where gate oxide capaci-
tance per unit area Cox ¼ ϵ0ϵr=d, ϵr ¼ 3:9 and the oxide thickness,
d= 280 nm. ΔVTH is the difference between RS (VGS = +100 to −100 V)
and FS (VGS = −100 to +100 V) threshold voltages. Clockwise
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hysteresis at 300 K (positive ΔVTH) shown in Fig. 2a, reduces as the
temperature increases to 325 K (Fig. 2b), and crosses zero at ~350
K (shown in Fig. 2c). Further increase in temperature results in anti-
clockwise hysteresis (negative ΔVTH) as shown in Fig. 2d, indicating
hysteresis inversion. The hysteresis direction (clockwise at room
temperature18,22,23 and anti-clockwise at high temperature29) is
the same as stated in earlier reports. However, the reasons given
for hysteresis in these reports such as adsorbates, oxide and
interface traps do not explain hysteresis inversion and its
reversibility. The critical crossover temperature at which ΔVTH = 0
is found to vary with the maximum gate voltage VmaxGS
 
. For
example, hysteresis crossover occurred at a higher temperature
Fig. 1 a 3D schematic of an MoS2 FET in van der Pauw conﬁguration. b AFM line scan (green line) across the edge of the MoS2 ﬂake shown in
the inset. c Optical micrograph of a multilayer MoS2 van der Pauw device. d Different van der Pauw conﬁgurations used to measure the sheet
resistance (ρS) for varying VGS
Fig. 2 Transfer characteristics of a four-terminal MoS2 vdP device for varying temperature (300–400 K), show a clockwise hysteresis at 300 K, b
hysteresis reduction with increase in temperature, c nearly zero hysteresis at 350 K, and, anti-clockwise hysteresis at d 375 K and e 400 K. f
Experimentally extracted ΔVTH variation with increasing and decreasing temperature sweeps from 300–500 K shows reversible hysteresis
inversion
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(425 K) for small VmaxGS (−40 to +80 V) compared to 350 K for V
max
GS of
±100 V, as shown in Supplementary Information S2. Figure 2f
shows ΔVTH for increasing (300–500 K) and decreasing (500–300 K)
temperature sweeps. Hysteresis changes from clockwise at 300 K
to anti-clockwise at 500 K for increasing temperature sweep
(300–500 K). The transition of hysteresis from anti-clockwise at
500 K back to clockwise at room temperature for decreasing
temperature sweep implies that the hysteresis inversion is
reversible.
To understand the origin of the hysteresis phenomena
described above, we examine different hysteresis mechanisms
(shown in Fig. 3 and Table 1) considered in previous studies.16–
19,22,23,25 Adsorbate mediated hysteresis mechanism18,19 is shown
in Fig. 3a. For large positive gate bias, water and oxygen molecules
get attracted towards the MoS2 surface. These adsorbed
molecules capture electrons from MoS2, which leads to electron
depletion and an increase in the threshold voltage. For large
negative gate bias these trapped electrons are released from
adsorbed molecules into the MoS2 channel which reduces VTH.
19
This leads to a positive ΔVTH and therefore, clockwise hysteresis.
However, our results do not support adsorbate mediated
hysteresis because, (1) for measurements done in a dry vacuum/
nitrogen ambiance increasing the temperature should reduce the
amount of absorbates on MoS2, and hence decrease the hysteresis
until it collapses (shown in Fig. 3a). However, further increase in
temperature would not result in anti-clockwise hysteresis (nega-
tive ΔVTH), and, (2) loss of absorbates implies that hysteresis
cannot be recovered by decreasing temperature to room
temperature (shown in Fig. 2f). Hysteresis due to mobile ions34,35
(Na+ and K+) in the oxide is shown in Fig. 3b. Depending on the
gate voltage, mobile ions come close to MoS2 (onset of RS, VGS =
100 V) or close to gate (onset of FS, VGS = −100 V). This results in
anti-clockwise hysteresis at 300 K that increases at higher
temperature which is inconsistent with hysteresis collapse and
inversion observed in our devices. Another possible hysteresis
mechanism due to oxide traps close to MoS2 is shown in Fig. 3c.
VTH increases for large positive gate bias due to electron trapping
in SiO2, whereas electron release from the oxide traps into MoS2 at
large negative gate bias decreases the VTH. This mechanism leads
to a positive ΔVTH (i.e. clockwise hysteresis) at room temperature
and ΔVTH increases with temperature due to enhanced thermally
assisted trapping and de-trapping22 which does not explain the
hysteresis inversion seen in our devices. To further understand the
exchange of electrons between SiO2 and MoS2 (shown in Fig. 3c),
we compared the hysteresis behavior of two-terminal supported
and suspended transistors. Comparable magnitude of hysteresis in
suspended (~44 V) and supported devices (~65 V) at 300 K
(Supplementary Information S3) indicates that the contribution
to hysteresis from exchange of electrons between oxide and
MoS2, and from the reduced effective gate voltage due to the
additional ~100 nm air-gap between SiO2 and the MoS2 ﬂake is
small. Clockwise nature of the hysteresis at 300 K and its reduction
with increase in temperature due to intrinsic traps is consistent
with similar results for suspended devices. However, variable
temperature measurements on suspended devices do not show
hysteresis crossover for the same applied voltage and temperature
values as in the case of supported ones, likely due to reduced
effect of trapped oxide charges, gate ﬁeld, and temperature (as air
has low thermal conductivity than SiO2) with the additional ~100
nm air-gap. Hysteresis mechanisms due to oxide traps close to p+
Si gate is shown in Fig. 3d. In a recent study, He et al. have shown
zero hysteresis at room temperature and negative hysteresis (anti-
clockwise) at high temperatures (>350 K) in monolayer MoS2 FET
due to charge tunneling between the oxide and the p+ Si gate.29
(a)
VGS < 0 
VGS > 0 
Adsorbates
eta
G iS +P
Si
O
2
e- trapped by trap/adsorbates
RT (~300 K) HT (~400 K)
(c)
VGS < 0 
VGS > 0 
Oxide traps close to  
MoS2 -SiO2 interface
P+
 S
i G
at
e
Si
O
2
RT (~300 K) HT (~400 K)
(d)
VGS < 0 
Oxide traps close to  
p+ Si-SiO2 interface
P+
 S
i G
at
e
Si
O
2
VGS > 0 
RT (~300 K) HT (~400 K)
(e)
VGS < 0 
Interface/intrinsic
traps
P+
 S
i G
at
e
Si
O
2
VGS > 0 
RT (~300 K) HT (~400 K)
VGS > 0 
+
(b)
VGS < 0 
+
+
+
Mobile ions
P+
 S
i G
at
e
Si
O
2
RT (~300 K) HT (~400 K)
ET trap level due to adsorbates
Fig. 3 Schematic representation of different models used to explain hysteresis with band diagrams and their corresponding effect on transfer
curves at room temperature (RT) and high temperature (HT). a Electron capture/release by adsorbates, where a large positive gate voltage
attracts adsorbates on MoS2 surface that act as dopants. This effect should diminish at higher temperatures due to desorption. b Gate voltage
dependent spatial distribution of mobile ions in the oxide gives anti-clockwise hysteresis at RT. c Thermally activated oxide traps (close to
MoS2) that can capture and release electrons from MoS2. A negative gate bias releases electrons trapped at the SiO2–MoS2 interface into the
MoS2 channel, leading to positively charged traps, whereas a large positively biased gate results in electron capture, resulting in electrically
neutral traps. d charge exchange between the gate and the oxide results in anti-clockwise hysteresis mainly at HT. e Intrinsic/interface defects/
traps in MoS2 cause hysteresis primarily at RT and collapses at HT
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The possibility of the existence of oxide traps nearer to the p+ Si
gate is more than their existence close to MoS2, due to the
thermal oxidation process on p+ Si for gate oxide formation.36 We
will refer to oxide traps near p+ Si as ‘oxide traps’ in further
discussion. Hysteresis due to intrinsic/interface defects is illu-
strated in Fig. 3e. It reduces with increasing temperature and
eventually becomes zero for high temperature as shown in Fig. 3e.
First consider the case of low temperatures for intrinsic/interface
defects/traps. At the onset of FS (VGS = −100 V), the channel is fully
depleted and there is insufﬁcient thermal energy for bound
electrons to get trapped. Conversely, at the onset of RS (VGS = 100
V), the channel has signiﬁcant free carriers which quickly ﬁll traps
causing a decrease in conduction, and clockwise hysteresis is
observed. However, at higher temperatures, the traps become
thermally available at all values of VGS and therefore any hysteresis
is no longer observed above a threshold temperature. Though,
both interface (MoS2/SiO2) and intrinsic (MoS2) traps distributed in
energy bandgap show clockwise hysteresis at RT and collapse at
HT, signiﬁcant hysteresis in suspended transistors (Supplementary
Information S3) suggests that intrinsic traps are the primary cause
of hysteresis in MoS2 at RT. A more detailed explanation of
hysteresis due to intrinsic and oxide traps is given in Fig. 5.
Van der Pauw measurements in different conﬁgurations (Fig.
1d) reinforce the presence of intrinsic traps/defects in the
multilayer MoS2 channel, which could be both, interlayer and
intralayer defects (i.e. atomic point defects such as molybdenum
and/or sulfur vacancies), unlike monolayer MoS2 which does not
show any clockwise hysteresis at room temperature29 likely due to
the absence of interlayer traps and smaller number of intralayer
defects. The advantage of using RA/RC measurements is that they
allow the gate-dependent homogeneity of charges to be
determined.27 This information can let us know at what
temperatures doping inhomogeneities exist (Fig. 4a), and there-
fore at what temperatures they may contribute to hysteresis
behaviour. Resistance calculated in conﬁgurations A and C must
be equal for defect/trap free MoS2.
27 However, non-uniform sheet
conductance due to defects in MoS2 makes the current path
different in A and C conﬁgurations resulting in different RA and RC
values.27 Large changes in RA/RC ratio at 300 K (shown in Fig. 4a)
for varying gate voltage conﬁrms non-uniformity in local sheet
conductance as shown in Fig. 4b i, which is most likely due to non-
uniform intrinsic defects in the MoS2 ﬂake.
27,37 Constant RA/RC
ratio with varying gate voltage at high temperatures results from
increase in charge density due to both de-trapping and increase in
intrinsic concentration (shown in Fig. 4c ii). This increase in free
carriers signiﬁcantly reduces the effect of defects resulting in
uniform charge density (sheet conductance) as shown in Fig. 4b ii.
A detailed analysis of the transfer characteristics at 300 K (Fig.
2a) and 400 K (Fig. 2e) is shown through corresponding band
diagrams for FS and RS in Fig. 5a, b (i) and (ii), respectively. To
explain clockwise hysteresis at RT that collapses at higher
temperatures, we propose a model based on temperature
dependent trapping/de-trapping of electrons associated with
intrinsic traps in the MoS2 channel that can only be observed in
devices with a fully depleted channel.38 Schematic energy band
diagrams perpendicular to the channel are shown in Fig. 5 for VGS
= 100 and −100 V. Onset of RS (100 V) and FS (−100 V) will affect
the entire RS and FS range, respectively, considering deep level
traps that require times longer than the sweep times to trap/de-
trap electrons. The different amount of trapped charges at the
onset of FS and RS result in clockwise hysteresis at 300 K as shown
in Fig. 5a i. When the temperature is increased, ﬁlled-traps close to
the conduction band (onset of RS) get empty, while empty-traps
close to the valence band (onset of FS) get ﬁlled (Fig. 5a ii). Hence,
reduction in the difference of trapped charges in FS and RS
reduces hysteresis. As the temperature is increased further, a
situation arises when all the traps above the intrinsic energy-level
(Ei) are empty and completely ﬁlled below Ei in both FS and RS
(same probability of trapping and de-trapping at Ei ensures no
further change in trapped charges with temperature). Equal
number of ﬁlled and empty traps in FS and RS implies similar VTH
values leading to a collapse of the hysteresis (ΔVTH = 0 V).
However, Fig. 2f shows ΔVTH going from positive to negative
values at a crossover temperature and becoming zero at a
temperature lower than what is expected solely from intrinsic
traps. This suggests another hysteresis mechanism arising from
charge exchange between the gate and gate oxide29 at play,
which starts at a temperature lower than the crossover
temperature but with an opposite sign of ΔVTH. Anti-clockwise
hysteresis emerges when the temperature is increased beyond
350 K. At room temperature, carriers in the gate do not have
sufﬁcient energy to access traps within the oxide and hence they
do not contribute to the hysteresis at 300 K (shown in Figs. 3e and
5b i). However, increased thermal energy at higher temperatures
(>350 K) allows these sites to participate in carrier trapping/de-
trapping (shown in Figs. 3d and 5b ii). The activation energy
associated with ﬁlling of deep traps in SiO2 has been estimated to
be ~130 meV.29 This is gained in the form of thermal energy at
higher temperatures leading to electron injection from the gate
into the oxide for large negative VGS. These trapped charges in the
oxide cause a shift towards more positive VTH for FS. On the
contrary, a large positive VGS transfers the trapped charge carriers
back into the gate resulting in a shift towards more negative VTH
for RS. Higher VTH for FS as compared to RS implies a negative
ΔVTH or anti-clockwise hysteresis. Variation of the FS and RS
(a) (b)
RT (300 K)
HT (400 K)
(c)
(i)
(ii)
(i) (ii)
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Fig. 4 a Change in RA/RC with gate voltage indicates defect-induced variation in local sheet conductance. For defect-free MoS2, RA/RC ratio will
be constant. b Schematic charge density plots at RT and HT where yellow regions represent low charge density (high defect density) areas. c
Energy band diagram at ~400 K shows increase in charge density through de-trapping and increased intrinsic carrier concentration which
reduces the effect of defects as shown in (b) ii
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transconductance peaks with VGS and temperature as shown and
analyzed in Supplementary Information S5 further validates the
intrinsic-oxide trap model.
Hysteresis primarily occurs due to charge trapping and de-
trapping at interface/intrinsic or oxide traps. Pulsed I − V
measurements were performed on two-terminal devices to extract
the time response of traps at different temperatures, where one of
the contacts is deﬁned as source and the other as drain. Since
traps have a certain time constant, they will not respond when the
ON pulse width is smaller than this value, resulting in reduced
hysteresis.39 Therefore, we extracted the trap time constants at
different temperatures, to determine the minimum ON pulse
(drain/gate) width for traps to respond. Figure 6a shows the gate
and drain pulses and biases applied to MoS2 FETs. Change in drain
current during the ﬁrst 40 μs of the 100 μs drain pulse is shown in
Fig. 6b, c for 300 and 475 K, respectively. The drain current (IDS) is
best ﬁtted (red line) with IDS = I0 + A.exp(−(t − t0)/τ), where I0 is the
steady state drain current, A is a ﬁtting parameter, t is the time, t0
is the beginning time of the drain pulse and τ is the trap time
constant. This equation yields trap time constant values of ~1.5 μs
for intrinsic traps at 300 K and ~6.5 μs for oxide traps close to p+ Si
at 475 K. The extracted oxide trap time constant is similar to values
reported in previous reports on oxide traps close to the p+ Si–SiO2
interface40 but smaller than the oxide trap time constant close to
the MoS2–SiO2 interface.
41 The pulse width should be larger than
these trap time constants to ensure participation of all traps in
hysteresis. Another important factor which affects the hysteresis is
the sweep rate (S) of transfer characteristics, S = ΔVts , which was
varied from 0.3 to 30 V/s by changing the voltage step size (ΔV) for
a given sampling time ts. Low sweep rate ensures that nearly all
the traps are taking part in the hysteresis phenomenon.42 We also
varied the measurement frequency, f = 1N ´ ts from 0.002 to 0.27 Hz,
Fig. 5 Energy band diagram schematics at the onset of FS (VGS= −100 V) and RS (VGS= +100 V) for 300 and 400 K showing key mechanisms
responsible for hysteresis. a Temperature dependent trapping (1) in FS and de-trapping (2) in RS of intrinsic traps in MoS2 channel. (i) Trapped
(de-trapped) charges for reverse (forward) sweep at 300 K result in increase (decrease) in VTH and hence, clockwise hysteresis. (ii) Increase in
temperature enhances the de-trapping in RS and trapping in FS. Further, increase in temperature (~400 K) results in equal number of trapped
charges in both FS and RS resulting in hysteresis collapse (ΔVTH= 0 V). b Temperature dependent tunneling into oxide from p+ Si gate (3) and
tunneling from oxide into p+ Si gate (4). (i) Lack of tunneling at 300 K indicates mechanisms 3–4 are insigniﬁcant and there is no hysteresis due
to oxide traps. (ii) At high temperatures (~400 K) electrons will tunnel into (out of ) gate oxide for large negative (positive) bias which results in
increase (decrease) in VTH for forward (reverse) sweep and hence, anti-clockwise hysteresis
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where N is the number of voltage step points.42 However, we did
not see any signiﬁcant change in ΔVTH.
Inversion of hysteresis with temperature mediated by the two
independent mechanisms of intrinsic and oxide traps is illustrated
in the schematic shown in Fig. 7a. The solid red line shows the
effect of hysteresis due to intrinsic traps in MoS2. Here, ΔVTH
reduces with increasing temperature and eventually becomes
zero for high temperature. The solid green line shows ΔVTH to be
zero at room temperature and negative at high temperature
resulting from charge tunneling between the oxide and the gate.
The algebraic sum of these two hysteresis curves (black dotted
line) is qualitatively similar to the data shown in Figs. 2f and 7b.
The difference between RS and FS VTH, ΔVTH = q
ΔNT
Cox
was used to
extract the trap density ΔNT in cm
−2 (shown in Fig. 7b).22 Trap
density extracted at room temperature was normalized with MoS2
ﬂake thickness to give the total intrinsic trap density considering
that hysteresis at low temperature stems from intrinsic MoS2 traps.
On the contrary, anti-clockwise hysteresis at 400 K has been
attributed to the charge stored in the gate oxide depending on
the gate voltage. Therefore, trap density calculated at 400 K was
normalized to oxide thickness to give the total oxide trap density.
To further validate the proposed intrinsic-oxide trap model for
hysteresis, technology computer-aided design (TCAD) device
simulations were performed using the experimental intrinsic and
oxide trap densities as described in more detail in Supplementary
Informations S7 and S8. Consistent with the experimental data,
Fig. 8a shows clockwise hysteresis at room temperature that
collapses at a crossover temperature of ~350 K as shown in Fig. 8b.
Figure 8c shows anti-clockwise hysteresis due to exchange of
charge between the gate and the oxide traps, thereby reprodu-
cing the experimentally observed thermally assisted hysteresis
inversion.
We demonstrate two possible applications using thermally
assisted hysteresis inversion in MoS2. The hysteresis transfer curve
can be exploited for non-volatile memory applications. At 375 K,
the dominating mechanism is tunneling of electrons into the gate
oxide from the gate which gives fairly uniform transfer
characteristics throughout the operating window. We would like
to emphasize that the working temperature of 375 K is lower
compared to MoS2 devices demonstrated in previous studies.
29
More details are available in Supplementary Information S9.
Hysteresis inversion can be exploited for power reduction in
heavy-‘0’ and heavy-‘1’ digital applications where the occurrence
of one state (state ‘0’/‘1’) is more frequent than the other.
Depending on the case, one can assign an operating temperature
for the device which has lower read conductance for the more
frequent state, ‘0’ or ‘1’. For the devices in this work, heavy-‘0’ and
heavy-‘1’ conditions can be operated at 375 and 300 K respec-
tively. More details are available in Supplementary Information
S10. This device can also be used as a temperature sensor by
mapping the differential conductance (ΔσS = σFS − σRS) at a given
VGS to different operating temperatures. More details are available
in Supplementary Information S9. This data can be used as a look-
up table to calibrate the sensor as well as read out the existing
temperature using appropriate intra/extra-polation techniques.
In conclusion, this work demonstrates thermally assisted
reversible hysteresis inversion in contact resistance-independent,
gated few layer MoS2 vdP devices. By analyzing measurements in
varying ambient (vacuum vs. nitrogen) conditions and conﬁgura-
tions (supported vs. suspended), as well as accounting for the
nature of hysteresis (CW vs. ACW) and its reversibility using
temperature, we exclude the role of adsorbates, interface traps
and oxide traps close to MoS2 in giving rise to hysteresis. Instead,
we show that intrinsic MoS2 traps give rise to CW hysteresis at RT
that decreases with temperature and charge exchange between
Fig. 6 a Schematic diagram of gate and drain pulse applied to MoS2 transistor. b, c Change in drain current in response to drain pulse time
shown in Fig. 6a at 300 and 475 K, respectively
Fig. 7 a Schematic showing expected evolution of ΔVTH for two different hysteresis mechanisms with temperature. The solid red line shows
clockwise hysteresis due to intrinsic traps and the solid green line shows anti-clockwise hysteresis at high temperature which results from
charge exchange between the gate and the oxide. The dotted black line shows the combined effect due to both intrinsic (MoS2 and
MoS2–SiO2) and oxide traps. b Experimentally extracted ΔVTH for monolayer29 and various vdP multilayer (this work) MoS2 devices and
extracted trap density variation with temperature. Error bars indicate variation in the ΔVTH values
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the gate and gate oxide traps at higher temperatures results in
ACW hysteresis. Device simulations incorporating experimental
intrinsic and oxide trap densities are shown to reproduce
temperature dependent hysteresis inversion reinforcing the
intrinsic-oxide trap model, which is also consistent with vdP
measurements (RA/RC variation with VGS).
The hysteresis in few layer MoS2 can be used to develop a non-
volatile memory where its temperature dependence can be used
to control the read window and power dissipation, and its
inversion can be used to minimize power dissipation for speciﬁc
digital logic requirements. Similarly, temperature dependent
differential conductance arising from the hysteresis can be used
to develop temperature sensors where the inversion of hysteresis
enables a large working temperature range (100 K). It is important
to note that the reversibility of hysteresis with temperature is a
must for temperature sensing applications, hitherto undemon-
strated in few layer MoS2 devices.
METHODS
Gated MoS2 devices were fabricated in vdP conﬁguration (shown in Fig. 1a,
c) to eliminate the effects of contact resistance on hysteresis. Device
fabrication started with 280 nm thermally grown SiO2 on a degenerately
doped p-type Si substrate. Reactive ion etching of the SiO2 surface was
carried out to improve MoS2 adhesion on the SiO2 surface. MoS2 was
mechanically exfoliated from a molybdenite crystal (from SPI supplies)
using scotch tape method similar to graphene. The ﬂakes were then
identiﬁed using an optical microscope, and their thickness was measured
by AFM. Multilayer ﬂakes with ~5–10 nm thickness were selected for ease
of device fabrication as well as better electrical conduction as compared
with monolayer ﬂakes. Nearly square large area ﬂakes were chosen to
make four contacts at the corners. After ﬂake identiﬁcation, alignment
markers were made by standard electron beam lithography (Raith 150-
Two) followed by electron beam source/drain patterning using PMMA.
Finally, 60 nm of Au was deposited using an electron beam evaporator
under high vacuum conditions followed by lift-off. Electrical transport
studies were conducted at room temperature using a probe station
connected to an Agilent BX-1500 parameter analyzer. Temperature
dependent electrical transport measurements were conducted using a
Lakeshore low-temperature measurement system (CRX-4K) and Linkam
probe station under vacuum and nitrogen ambient conditions.43 The
sample was heated by heating the chuck (on which it was placed) and not
the entire chamber. Further, the nitrogen gas was ﬂowing continuously
between inlet and outlet line of the chamber which assures that nitrogen
gas is not at the same temperature as that of the sample, rather it is closer
to room temperature.
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